Timeline
Jul 16, 2008:
- 7:39 PM Changeset [450] by
- Add Mips32 to soclib-simulate-any
- 7:38 PM Changeset [449] by
- Allow only one module to be built
- 7:38 PM Changeset [448] by
- Add trace methods
- 4:09 PM Changeset [447] by
- Add CFLAGS for mips32
- 1:34 PM Changeset [446] by
- Quit on fd closing
- 12:03 PM Changeset [445] by
- In Timer, dont set irq on initialization, rework memory allocation
- 2:02 AM Changeset [444] by
- Fix SC
- 1:28 AM Changeset [443] by
- Typo
- 1:19 AM Changeset [442] by
- Update headers, update debugging condition
- 1:06 AM Changeset [441] by
- New Mips32
- 1:05 AM Changeset [440] by
- Add initializers to Iss2 requests and responses
- 1:04 AM Changeset [439] by
- Support exception for mips and mips32
- 1:04 AM Changeset [438] by
- Append tests to mips unaligned accesses, test mips32
Jul 15, 2008:
- 4:11 PM Changeset [437] by
- Adding reordering Write buffer for L1 caches
- 2:59 PM Changeset [436] by
- Removed Joel's directory
- 12:10 PM Changeset [435] by
- Modification and inclusion of TLM-T components
Jul 12, 2008:
- 9:52 AM Changeset [434] by
- Add Microblaze to soclib-simulate-any
- 2:07 AM Changeset [433] by
- Add xcache wrapper to soclib-simulate-any
- 2:07 AM Changeset [432] by
- Test corner cases of data accesses
- 2:06 AM Changeset [431] by
- Move Xcache wrapper to iss2
- 2:05 AM Changeset [430] by
- Improve exception handling
- 2:05 AM Changeset [429] by
- Add -DSOCLIB to cflags, plus SOCLIB_MODE_*
- 2:04 AM Changeset [428] by
- Port some examples to caba xcache_wrapper and ississ2 wrapper
- 1:55 AM Changeset [427] by
- Improve correctness of models
- 1:55 AM Changeset [426] by
- Improve Iss2 and import an Iss to Iss2 wrapper
- 1:54 AM Changeset [425] by
- Merge mips r3000 directories
Jul 11, 2008:
- 1:31 PM Changeset [424] by
- vcache wrapper added
Jul 9, 2008:
- 2:38 PM Changeset [423] by
- Import ISS2
Jul 8, 2008:
- 7:34 PM Changeset [422] by
- Creating a clean branch for VCache
- 6:47 PM Changeset [421] by
- Branch with Vcache
- 6:43 PM Changeset [420] by
- Useless branch
- 4:32 PM Changeset [419] by
- Add mode to global makefile
- 2:33 PM Changeset [418] by
- Fixed arm966 and arm7 access to local and external memory.
Jul 7, 2008:
- 11:54 AM Changeset [417] by
- Added CID support in MipsCPU and cache models
- 11:42 AM Changeset [416] by
- Initial import with regular soclib components
- 11:40 AM Changeset [415] by
- Created a new branch for the CID platform development
- 9:33 AM Frequently Asked Questions edited by
- make going wrong (diff)
Jun 27, 2008:
- 3:49 PM Changeset [414] by
- Move config inclusion
- 10:12 AM Changeset [413] by
- Only include the right cpu
Jun 26, 2008:
- 4:55 PM Changeset [412] by
- Adding the activity counters to TLM-T model
- 12:13 PM Changeset [411] by
- Updating of TLM-T components
Jun 23, 2008:
- 3:56 PM Changeset [410] by
- Make soclib_endian work under solaris9
- 11:06 AM Component/ARM966 edited by
- (diff)
- 10:01 AM Component/ARM7TDMI edited by
- (diff)
Jun 20, 2008:
- 2:52 AM Changeset [409] by
- Make arch_stamp test more reliable
- 2:42 AM Changeset [408] by
- Add warning about multiple drivers
- 2:00 AM Changeset [407] by
- Use modern constructs in pibus
Jun 19, 2008:
- 11:56 PM Changeset [406] by
- Update paths
- 8:36 PM Changeset [405] by
- Modification in the arbritation of vgmn component in TLM-T model
- 5:01 PM Changeset [404] by
- Make cleanup-terms clean dsx wrapped processes
- 5:00 PM Installation Notes edited by
- (diff)
- 5:00 PM Installation Notes edited by
- (diff)
- 4:58 PM Installation Notes edited by
- Platform renaming (diff)
Jun 18, 2008:
- 9:30 PM Changeset [403] by
- BUG of TLB sets mask modified
- 3:37 PM Component/Vci Xcache Wrapper edited by
- (diff)
- 11:58 AM Changeset [402] by
- Add mode for instruction, thanks Joel
- 11:57 AM Changeset [401] by
- Add mode for instruction, thanks Joel
- 11:55 AM Changeset [400] by
- Add mode for instruction, thanks Joel
- 11:53 AM Changeset [399] by
- Add mode for instruction, thanks Joel
Jun 17, 2008:
- 4:49 PM Changeset [398] by
- Correction of LL and SC vci transactions in the TLM-T vci_xcache_wrapper
- 4:25 PM Changeset [397] by
- More memory correctness
- 1:01 PM Changeset [396] by
- Be kind with memory…
- 11:57 AM Changeset [395] by
- Add arm compiler flags defaults
- 10:18 AM Changeset [394] by
- Update profiler doc
Jun 16, 2008:
- 5:04 PM Changeset [393] by
- Use new debug way
- 4:35 PM Changeset [392] by
- Update xcache_wrapper, debugged with alain
- 2:43 PM Changeset [391] by
- Correction of Addressing error
- 2:42 PM Changeset [390] by
- Correction of Addressing Error
- 2:09 PM Changeset [389] by
- Change of vci_xcache for vci_xcache_wrapper
- 1:42 PM Changeset [388] by
- Delete the vci_xcache described in TLM-T model
- 1:39 PM Changeset [387] by
- Add the vci_xcache_wrapper decribed in TLM-T model
- 1:27 PM Changeset [386] by
- Add the vci_xcache_wrapper decribed in TLM-T model
- 12:52 PM Changeset [385] by
- Update metadata to work with DSX
- 12:33 PM Changeset [384] by
- delete portRegister
- 12:32 PM Changeset [383] by
- Add use of generic fifo
- 12:24 PM Changeset [382] by
- Time calibration according to CABA model
- 12:23 PM Changeset [381] by
- Time calibration according to CABA model
- 12:19 PM Changeset [380] by
- Initialization of variables
Note: See TracTimeline
for information about the timeline view.