

# Mips Processor Functional Description

This hardware component is a Mips R3000 processor core. This uses the generic VciXcache? component to interface a VCI advanced interconnect.

The simulation model is actually an instruction set simulator (ISS), organised as a two-stage pipeline:

- In the first cycle, the instruction fetch, with access to the external instruction cache.
- In the second cycle, the instruction is executed with a possible access to the external data cache.

The main functional specifications are the following:

- The floating point instructions are not supported
- There is no TLB, and no hardware support for virtual memory
- All Mips R3000 exceptions are handled, including the memory addressing X\_IBE and X\_DBE, but the write errors are not precise, due to the posted write buffer in the cache controller.
- A data cache line invalidation mechanism is supported : when a *lw* instruction is executed with the GR[0] destination register, a cache line invalidation request is sent to the data cache.

# Mips Processor CABA Implementation

The caba implementation is in

- source:trunk/soclib/systemc/include/caba/processor/mips.h
- source:trunk/soclib/systemc/src/caba/processor/mips.cc

## Template parameters

This component has no template parameters.

## Constructor parameters

```
Mips(  
    sc_module_name name, // Instance Name  
    int ident); // processor id
```

## Visible registers

The following internal registers define the processor internal state, and can be inspected:

- PC : Program counter
- IR : Instruction register
- GPR[i] : General registers ( 0 < i < 32)
- HI & LO : Intermediate registers for multiply / divide instructions
- CP0\_REG[i] : Coprocessor 0 registers (0<=i<32). Implemented values:
  - ◆ BAR : Bad address register = CP0[8]
  - ◆ SR : Status register = CP0[12]
  - ◆ CR : Cause register = CP0[13]
  - ◆ EPC : Exception PC register = CP0[14]

- ◆ INFOS : CP0[15] with CPU identification number on bits [9:0]

## Ports

- sc\_in<bool> **p\_resetn** : Global system reset
- sc\_in<bool> **p\_clk** : Global system clock
- sc\_in<bool> **p\_irq[6]** : The interrupts
- soclib::caba::IcacheProcessorPort **p\_icache** : Instruction cache interface to the VciXcache
- soclib::caba::DcacheProcessorPort **p\_dcache** : Data cache interface to the VciXcache