## **VciAvalonBus**

# 1) Functional Description

This hardware component is a generic Avalon switch fabric allowing the interconnection of *Nb\_Master* Avalon masters and *Nb\_Slave* Avalon slaves. The master-to-slave relationship can be one-to-one, one-to-many, many-to-one, or many-to-many. Masters and slaves have the same data and address widths and operate in the same clock domain. It can be used in conjunction with the <u>Vci Avalon Initiator Wrapper</u> and the VciAvalonTarget Wrapper to build a system using an Avalon interconnect.

VCI-Avalon wrappers do not require to support full Avalon features, so not all Avalon slave and master ports are supported (AvalonSwitchMaster?, AvalonSwitchSlave?).

#### Implemented functionnalities:

- fundamental read, fundamental write with variable wait-state
- burst transfer
- flow control (dataavailable)
- round robin arbitration

#### Unimplemented functionnalities:

- wait state insertion
- pipelined read transfers
- tristate transfert
- setup and hold time
- dynamic bus sizing
- interrupt requests

An AVALON bus instanciates the three following components:

Address decoding logic (ADL) (AvalonAddressDecodingLogic) in the system interconnect fabric distributes an appropriate address and produces a chipselect signal for each slave.

Datapath multiplexing (MUX) (AvalonMux) in the system interconnect fabric drives the *writedata* signal from the granted master to the selected slave, and the *readdata* signal from the selected slave back to the requesting master.

Multiple Avalon masters can simultaneously perform transfers with independent slaves. The system interconnect fabric provides shared access to slaves using a technique called slave-side arbitration. Slave-side arbitration moves the arbitration logic (Arbiter) (AvalonArbiter) close to the slave, such that the algorithm that determines which master gains access to a specific slave in the event that multiple masters attempt to access the same slave at the same time. The arbiter grants shares in a round-robin order.

AvalonSwitchConfig describes the implemented switch fabric.

## 2) Component definition & usage

VciAvalonBus 1

## 3) CABA Implementation

### **CABA** sources

- interface:
  - source:trunk/soclib/soclib/module/network component/avalon switch fabric/caba/source/include/avalon switch fab
- ullet implementation :
  - source:trunk/soclib/soclib/module/network component/avalon switch fabric/caba/source/src/avalon switch fabric.c

### **CABA Constructor parameters**

AvalonSwitchFabric<Nb\_Master, Nb\_Slave, avalon\_param> SwitchFabric("SwitchFabric", config\_switchFabric")

#### **CABA Ports**

- sc\_in<bool> p\_resetn : Global system reset
- sc\_in<bool> p\_clk : Global system clock
- AvalonSwitch\_Master \*p\_avalon\_master: Nb\_Master ports from Avalon masters
- AvalonSwitch\_Slave \*p\_avalon\_slave: Nb\_Slave ports to Avalon slaves

### **CABA Implementation Notes**

The configuration of the switch fabric is platform dependant. The AvalonSwitchConfig component is used for this purpose.

AvalonSwitchConfig<nb\_master, nb\_slave> config\_switch;

where *Nb\_Master*, *Nb\_slave* : defined in the platform description (**top.cpp** file).

For each master the routing table SwitchFabricParam\_Master[0]->route[] describes the connection between this given master and the slaves. SwitchFabricParam\_Master[]->mux\_n\_slave is the number of slaves connected to this master (number of MUX inputs).

For each slave the routing table SwitchFabricParam\_Slave[0]->route[] describes the connection between this slave and the masters. SwitchFabricParam\_Slave[]->arbiter\_n\_master is the number of masters connected to this slave (number of Arbiter inputs). SwitchFabricParam\_Slave[]->Base\_Address,

SwitchFabricParam\_Slave[]->Address\_Span is the addressing space of this slave (decoded in ADL)

# 4) TLM-T implementation

There is no TLM-T implementation for this component.