# Vcilopic

### 1) Functional Description

This component is a multi-channels, programmable, Hardware Interrupt to Software Interrupt translator. It can be used to translate a variable number of hardware interrupt lines (HWI) to the same number of write triggered interrupt (SWI) that can be handled by a VciXicu component.

It acts as a VCI initiator, to send a single flit VCI packet to the target VciXicu interrupt controller, when a rising/falling edge is detected on a given HWI input. For each HWI channel, WTIs are periodically sent (each 5000 cycles) as long as the HWI input signal is high.

It acts also as a memory mapped VCI target, as the addresses of the WTI associated to a given HWI must be configured by the software.

It supports both 32 and 64 bits for the VCI data field width.

For each HWI channel, there is three 32 bits addressable registers:

**IOPIC\_ADDRESS** This READ/WRITE register contains the 32 LSB bits of the physical WTI address associated to the HWI channel.

**IOPIC\_EXTEND** This READ/WRITE register contains the 32 MSB bits of the physical WTI address associated to the HWI channel.

**IOPIC\_STATUS** This READ-ONLY register register contains the HWI channel status. Only the two LSB bits are significant:

- Bit 0 : HWI line current value.
- Bit 1 : ERROR reported in a WTI transaction when this bit is set.

Any read access to the IOPIC status register reset the ERROR bit.

### 2) Component definition & usage

source:trunk/soclib/module/infrastructure\_component/interrupt\_infrastructure/vci\_iopic/caba/metadata/vci\_iopic.sd

```
Uses( 'vci_iopic' )
```

## 3) CABA Implementation

#### **CABA** sources

- interface :
  - source:trunk/soclib/soclib/module/infrastructure component/interrupt infrastructure/vci iopic/caba/source/include/vci
- implementation : source:trunk/soclib/soclib/module/infrastructure component/interrupt infrastructure/vci iopic/caba/source/src/vci iopic/caba/sour

Vcilopic 1

#### **CABA Constructor parameters**

```
VciIopic(
sc_module_name name, // Component Name
const soclib::common::MappingTable &mt, // Mapping Table
const soclib::common::IntTab &srcid, // Initiator index
const soclib::common::IntTab &tgtid, // Target index
const size_t channels ); // Number of HWI channels (inputs)
```

#### **CABA Ports**

- sc\_in<bool> p\_clk : Global system clock
- sc\_in<bool> p\_resetn : Global system reset
- $\bullet \ soclib:: caba:: VciInitiator < vci\_param > \textbf{p\_vci\_initiator}: \ VCI\ initiator\ port$
- soclib::caba::VciTarget<vci\_param> p\_vci\_target : VCI target port
- sc\_in<bool> \*p\_hwi : Input interrupts ports array