## VciMasterNic

## 1) Functional Description

The VciMasterNic component, is a GMII compliant, network controller for Gigabit Ethernet network, with a built-in DMA capability.

It can support a throughput of 1 Gigabit/s, as long as the system clock frequency is larger or equal to the GMII clock frequency (ie 125 MHz).

To improve the throughput, this component supports up to 8 channels. These channels are indexed by a *key* derived from the (source) remote IP address and port for the received (RX) packets, and from the (destination) remote IP address and port for the sent (TX) packets:

The actual number of channels is an hardware parameter. The Ethernet packet length can have any value, in the range [42 to 2040] bytes.

The data transfer unit between software and the NIC is a 2K bytes **container**, containing one single Ethernet packet.

#### 1.1 Software queues

The received packets (RX) and the sent packets (TX) are stored in two memory mapped software FIFO queues, called *chained buffer*, and defined by the **nic\_chbuf\_s** C structure. Each slot in the queue is a *container*. The number of containers, defining the FIFO depth, is a software defined parameter.

The physical addresses are used by the hardware NIC DMA engines. The virtual addresses are used by the software NIC drivers.

#### 1.2 Container format

The **nic\_cont\_s** C structure contains a 2040 bytes data buffer, the actual ethernet packet length (in bytes), and the container state: full (owned by the reader) / empty (owned by the writer). Thist state variable is used as a SET/RESET flip-flop to synchronize the software server thread, and the hardware NIC DMA engine.

VciMasterNic 1

Inside the NIC controller, each channel implements a 2 slots chained buffer (two containers) for RX, and another 2 slots chained buffer( two containers) for TX. For each channel, the build-in RX\_DMA engine moves the RX containers from the internal 2 slots chained buffer to the external chained buffer implementing the RX queue in memory. Another build-in TX-DMA engine moves the TX containers from the external chained buffer implementing the TX queue in memory, to the internal TX 2 slots chained buffer.

To improve the throughput for one specific channel, the DMA engines use *pipelined bursts*: The burst length cannot be larger than 64 bytes, but each channel send 4 pipelined VCI transactions to mask the round-trip latency. Therefore, this NIC controller can control up to 64 parallel VCI transactions (8 channels \* 4 bursts \* 2 directions). The CMD/RSP matching uses both the VCI TRDID and PKTID fields:

- the channel index is sent in SRCID
- the burst index is sent in TRDID[1:0]
- the is\_rx bit is sent in TRDID[2]

Regarding the GMII physical interface, the systemC simulation model supports three modes of operation, defined by a constructor parameter:

- NIC\_MODE\_FILE: Both the RX packets stream and the TX packets stream are read/written from/to dedicated files "nic\_rx\_file.txt" and "nic\_tx\_file.txt", stored in the same directory as the top.cpp file.
- NIC\_MODE\_SYNTHESIS: The TX packet stream is still written to the "nic\_tx\_file.txt" file, but the RX packet stream is synthesised. The packet length (between 42 and 1538 bytes) and the source MAC address (8 possible values) are pseudo-random numbers.

Read Only returns actual number of channels

• NIC\_MODE\_TAP: The TX and RX packet streams are send and received to and from the physical network controller of the workstation running the simulation.

## 2) Addressable registers

The addressable registers can be split in two classes: *global* registers, and *channel* registers.

#### 2.1) global registers

NIC C CHANNELS

These registers are used for global NIC configuration or status, and are not linked to a specific channel.

NIC_G_CHANNELS	Read Only	returns actual number of channels
NIC_G_NPKT_RESET	Write Only	reset all packets counters
NIC_G_NPKT_RX_G2S_RECEIVED	Read_Only	packets received on GMII RX port
NIC_G_NPKT_RX_G2S_DISCARDED	Read Only	RX packets discarded by RX_G2S FSM
NIC_G_NPKT_RX_DES_SUCCESS	Read Only	RX packets transmited by RX_DES FSM
NIC_G_NPKT_RX_DES_TOO_SMALL	Read Only	discarded too small RX packets (<60B)
NIC_G_NPKT_RX_DES_TOO_BIG	Read Only	discarded too big RX packets (>1514B)
NIC_G_NPKT_RX_DES_MFIFO_FULL	Read Only	discarded RX packets if fifo full
NIC_G_NPKT_RX_DES_CRC_FAIL	Read Only	discarded RX packets if CRC32 failure
NIC_G_NPKT_RX_DISP_RECEIVED	Read Only	packets received by RX_DISPATCH FSM
NIC_G_NPKT_RX_DISP_BROADCAST	Read Only	broadcast RX packets received
NIC_G_NPKT_RX_DISP_CH_FULL	Read Only	discarded RX packets if channel full

1.2 Container format 2

```
NIC_G_NPKT_TX_DISP_RECEIVED Read Only packets received by TX_DISPATCH FSM
NIC_G_NPKT_TX_DISP_TOO_SMALL Read Only discarded too small TX packets (<60B)
NIC_G_NPKT_TX_DISP_TOO_BIG Read Only discarded too big TX packets (>1514B)
NIC_G_NPKT_TX_DISP_TRANSMIT Read Only transmited TX packets

2.2) Channel registers
```

These registers are replicated for each channel.

```
NIC_RX_CHANNEL_RUN
                                       channel activation
                           Write Only
NIC_RX_CHBUF_DESC_LO Read/Write
                                       RX chbuf descriptor low word
NIC_RX_CHBUF_DESC_HI Read/Write
                                       RX chbuf descriptor high word
NIC_RX_CHBUF_NBUFS
                           Read/WRITE RX chbuf depth (buffers)
NIC_RX_CHANNEL_STATE Read Only
                                       RX channel status
                           Write Only
NIC TX CHANNEL RUN
                                       TX channel activation
                                       TX chbuf descriptor low word
NIC_TX_CHBUF_DESC_LO Read/Write
NIC TX CHBUF DESC HI Read/Write
                                       TX chbuf descriptor high word
NIC_TX_CHBUF_NBUFS
                           Read/Write
                                       TX chbuf depth (buffers)
                                       TX channel status
NIC_TX_CHANNEL_STATE Read Only
For extensibility issues, you should access all these registers using the globally-defined offsets in file
```

source:trunk/soclib/soclib/module/connectivity component/vci master nic/include/soclib/master nic.h?

This hardware component checks for segmentation violation, and can be used as a default target.

## 3) Component definition & usage

source:trunk/soclib/soclib/module/connectivity component/vci master nic/caba/metadata/vci master nic.sd?

```
Uses( 'vci_master_nic' )
```

# 4) CABA Implementation

#### CABA sources

- interface:
  - source:trunk/soclib/soclib/module/connectivity component/vci master nic/caba/source/include/vci master nic.h?
- ullet implementation :

source:trunk/soclib/soclib/module/connectivity component/vci master nic/caba/source/src/vci master nic.cpp?

## CABA Constructor parameters

2.1) global registers 3

#### **CABA Ports**

p\_resetn : Global system reset
p\_clk : Global system clock
p\_vci : The VCI target port

p\_rx\_irq[k]: As many RX IRQ ports as the number of channels
 p\_tx\_irq[k]: As many TX IRQ ports as the number of channels