### VciMasterNic

# 1) Functional Description

The VciMasterNic component, is a GMII compliant, network controller for Gigabit Ethernet network, with a built-in DMA capability.

It can support a throughput of 1 Gigabit/s, as long as the system clock frequency is larger or equal to the GMII clock frequency (ie 125 MHz).

To improve the throughput, this component supports up to 8 channels, indexed by the (remote) source IP address for the received (RX) packets, and indexed by the (remote) destination IP address for the sent (TX) packets. The actual number of channels is an hardware parameter. Regarding the GMII physical interface, this simulation model supports three modes of operation, defined by a constructor parameter:

- NIC\_MODE\_FILE: Both the RX packets stream and the TX packets stream are read/written from/to dedicated files "nic\_rx\_file.txt" and "nic\_tx\_dile.txt", stored in the same directory as the top.cpp file.
- NIC\_MODE\_SYNTHESIS: The TX packet stream is still written to the "nic\_tx\_file.txt" file, but the RX packet stream is synthesised. The packet length (between 64 and 1538 bytes) and the source MAC address (8 possible values) are pseudo-random numbers.
- NIC\_MODE\_TAP: The TX and RX packet streams are send and received to and from the physical network controller of the workstation running the simulation.

The packet length can have any value, from 60 to 1514 bytes.

The minimal data transfer unit between software and the NIC is a 4K bytes **container**, containing an integer number of variable size packets. The max number of packets in a container is 66 packets.

The received packets (RX) and the sent packets (TX) are stored in two memory mapped software FIFOs, implemented as chained buffers. Each slot in these FIFOs is a 4 Kbytes container. The number of containers, defining the queue depth, is a software defined parameter.

The container format is defined below:

The first 34 words define the fixed-format container header:

```
word0 NB_WORDS NB_PACKETS
word1 PLEN[0] PLEN[1]
... ...
word33 PLEN[64] PLEN[65]
```

- NB\_PACKETS is the actual number of packets in the container.
- NB\_WORDS is the number of useful words in the container.
- PLEN[i] is the number of bytes for packet[i].

The packets are stored in the (1024 - 34) following words, The max number of packets in a container is 66 packets, and the packets are word-aligned.

VciMasterNic 1

For the DMA engines, a container has only two states (full or empty), defined by a single bit, called the container "status". To access both the container status, and the data contained in the container, the DMA engines use two physical addresses, that are packed in a 64 bits *container descriptor*:

- desc[25:0] contain bits[31:6] of the "full" status physical address.
- desc[51:26] contain bits[31:6] of the "buffer" physical address.
- desc[63:52] contain the common 12 physical address extension bits.

Inside the NIC controller, each channel implements a 2 slots chained buffer (two containers) for RX, and another 2 slots chained buffer( two containers) for TX. For each channel, the build-in RX\_DMA engine moves the RX containers from the internal 2 slots chained buffer to the external chained buffer implementing the RX queue in memory. Another build-in TX-DMA engine moves the TX containers from the external chained buffer implementing the TX queue in memory, to the internal TX 2 slots chained buffer.

To improve the throughput for one specific channel, the DMA engines use *pipelined bursts*: The burst length cannot be larger than 64 bytes, but each channel send 4 pipelined VCI transactions to mask the round-trip latency. Therefore, thi NIC controller can control up to 32 parallel VCI transactions (4 channels \* 4 bursts \* 2 directions). The CMD/RSP matching uses both the VCI TRDID and PKTID fields:

- the channel index is sent in TRDID[3:2]
- the burst index is sent in TRDID[1:0]
- the is\_rx bit is sent in SRCID

# 2) Addressable registers and buffers

The addressable registers can be split in two classes: *global* registers, and *channel* registers.

### 2.1) global registers

These registers are used for global NIC configuration or status, and are not linked to a specific channel.

Read Only	returns actual number of channels
Read/Write	enable Broadcast if non zero
Read/Write	container status polling period
Read/Write	MAC address 32 LSB bits
Read/Write	MAC address 16 MSB bits
Write Only	reset all packets counters
Read_Only	packets received on GMII RX port
Read Only	RX packets discarded by RX_G2S FSM
Read Only	RX packets transmited by RX_DES FSM
Read Only	discarded too small RX packets (<60B)
Read Only	discarded too big RX packets (>1514B)
Read Only	discarded RX packets if fifo full
Read Only	discarded RX packets if CRC32 failure
Read Only	packets received by RX_DISPATCH FSM
Read Only	broadcast RX packets received
Read Only	discarded RX packets if DST MAC not found
Read Only	discarded RX packets if channel full
	Read/Write Read/Write Read/Write Read/Write Read/Write Write Only Read_Only Read Only

```
NIC_G_NPKT_TX_DISPATCH_RECEIVED Read Only packets received by TX_DISPATCH FSM
NIC_G_NPKT_TX_DISPATCH_TOO_SMALL Read Only discarded too small TX packets (<60B)
NIC_G_NPKT_TX_DISPATCH_TOO_BIG Read Only discarded too big TX packets (>1514B)
NIC_G_NPKT_TX_DISPATCH_TRANSMIT Read Only transmited TX packets

2.2) Channel registers
```

These registers are replicated for each channel.

```
NIC_RX_CHANNEL_RUN
                                       channel activation
                           Write Only
NIC_RX_CHBUF_DESC_LO Read/Write
                                       RX chbuf descriptor low word
NIC_RX_CHBUF_DESC_HI Read/Write
                                       RX chbuf descriptor high word
NIC_RX_CHBUF_NBUFS
                           Read/WRITE RX chbuf depth (buffers)
NIC_RX_CHANNEL_STATE Read Only
                                       RX channel status
                           Write Only
NIC TX CHANNEL RUN
                                       TX channel activation
                                       TX chbuf descriptor low word
NIC_TX_CHBUF_DESC_LO Read/Write
NIC TX CHBUF DESC HI Read/Write
                                       TX chbuf descriptor high word
NIC_TX_CHBUF_NBUFS
                           Read/Write
                                       TX chbuf depth (buffers)
                                       TX channel status
NIC_TX_CHANNEL_STATE Read Only
For extensibility issues, you should access all these registers using the globally-defined offsets in file
```

source:trunk/soclib/soclib/module/connectivity\_component/vci\_master\_nic/include/soclib/master\_nic.h?

This hardware component checks for segmentation violation, and can be used as a default target.

## 3) Component definition & usage

source:trunk/soclib/soclib/module/connectivity component/vci master nic/caba/metadata/vci master nic.sd?

```
Uses( 'vci_master_nic' )
```

# 4) CABA Implementation

#### CABA sources

- interface :
  - source:trunk/soclib/soclib/module/connectivity component/vci master nic/caba/source/include/vci master nic.h?
- ullet implementation :

source:trunk/soclib/soclib/module/connectivity component/vci master nic/caba/source/src/vci master nic.cpp?

### CABA Constructor parameters

2.1) global registers 3

#### **CABA Ports**

p\_resetn : Global system reset
p\_clk : Global system clock
p\_vci : The VCI target port

p\_rx\_irq[k]: As many RX IRQ ports as the number of channels
 p\_tx\_irq[k]: As many TX IRQ ports as the number of channels

# 4) TLM-DT implementation

The TLM-DT implementation is not available yet.