

# VciMasterNic

## 1) Functional Description

The VciMasterNic component, is a GMII compliant, network controller for Gigabit Ethernet network, with a built-in DMA capability.

It can support a throughput of 1 Gigabit/s, as long as the system clock frequency is larger or equal to the GMII clock frequency (ie 125 MHz).

To improve the throughput, this component supports up to 8 channels. These channels are indexed by an index derived from the (source) remote IP address and port for the received (RX) packets, and from the (destination) remote IP address and port for the sent (TX) packets. The actual number of channels is an hardware parameter. Regarding the GMII physical interface, this simulation model supports three modes of operation, defined by a constructor parameter:

- **NIC\_MODE\_FILE**: Both the RX packets stream and the TX packets stream are read/written from/to dedicated files "nic\_rx\_file.txt" and "nic\_tx\_file.txt", stored in the same directory as the top.cpp file.
- **NIC\_MODE\_SYNTHESIS**: The TX packet stream is still written to the "nic\_tx\_file.txt" file, but the RX packet stream is synthesised. The packet length (between 42 and 1538 bytes) and the source MAC address (8 possible values) are pseudo-random numbers.
- **NIC\_MODE\_TAP**: The TX and RX packet streams are sent and received to and from the physical network controller of the workstation running the simulation.

The Ethernet packet length can have any value, in the range [42 to 1538] bytes.

The minimal data transfer unit between software and the NIC is a 4K bytes **container**, containing an integer number of variable size packets. The max number of packets in a container is 88 packets.

The received packets (RX) and the sent packets (TX) are stored in two memory mapped software FIFOs, implemented as chained buffers. Each slot in these FIFOs is a 4 Kbytes container. The number of containers, defining the queue depth, is a software defined parameter.

The container is handled as an array of 32 bits word, with the following format:

The first 45 words (180 bytes) define the fixed-format container header :

```
word0  NB_WORDS  NB_PACKETS
word1  PLEN[0]    PLEN[1]
...
word44 PLEN[86]   PLEN[87]
```

- NB\_PACKETS is the actual number of packets in the container.
- NB\_WORDS is the number of useful words in the container.
- PLEN[i] is the number of bytes for packet[i].

The packets are stored in the (1024 - 45) following words (3916 bytes), and the packets are word-aligned.

For the DMA engines, a container has only two states (full or empty), defined by one single bit, called the container "status" (1 for full / 0 for empty). To access both the container status, and the data contained in the container, the DMA engines use two physical addresses, that are packed in a 64 bits *container descriptor*:

- desc[25:0] contain bits[31:6] of the "status" physical address.
- desc[51:26] contain bits[31:6] of the "buffer" physical address.
- desc[63:52] contain bits[43:32] of the physical address, common for "status" and "buffer".

Inside the NIC controller, each channel implements a 2 slots chained buffer (two containers) for RX, and another 2 slots chained buffer (two containers) for TX. For each channel, the build-in RX\_DMA engine moves the RX containers from the internal 2 slots chained buffer to the external chained buffer implementing the RX queue in memory. Another build-in TX-DMA engine moves the TX containers from the external chained buffer implementing the TX queue in memory, to the internal TX 2 slots chained buffer.

To improve the throughput for one specific channel, the DMA engines use *pipelined bursts*: The burst length cannot be larger than 64 bytes, but each channel send 4 pipelined VCI transactions to mask the round-trip latency. Therefore, this NIC controller can control up to 64 parallel VCI transactions (8 channels \* 4 bursts \* 2 directions). The CMD/RSP matching uses both the VCI TRDID and PKTID fields:

- the channel index is sent in SRCID
- the burst index is sent in TRDID[1:0]
- the is\_rx bit is sent in TRDID[2]

## 2) Addressable registers and buffers

The addressable registers can be split in two classes: *global* registers, and *channel* registers.

### 2.1) global registers

These registers are used for global NIC configuration or status, and are not linked to a specific channel.

NIC_G_CHANNELS	Read Only	returns actual number of channels
NIC_G_NPKT_RESET	Write Only	reset all packets counters
NIC_G_NPKT_RX_G2S_RECEIVED	Read Only	packets received on GMII RX port
NIC_G_NPKT_RX_G2S_DISCARDED	Read Only	RX packets discarded by RX_G2S FSM
NIC_G_NPKT_RX_DES_SUCCESS	Read Only	RX packets transmitted by RX_DES FSM
NIC_G_NPKT_RX_DES_TOO_SMALL	Read Only	discarded too small RX packets (<60B)
NIC_G_NPKT_RX_DES_TOO_BIG	Read Only	discarded too big RX packets (>1514B)
NIC_G_NPKT_RX_DES_MFIFO_FULL	Read Only	discarded RX packets if fifo full
NIC_G_NPKT_RX_DES_CRC_FAIL	Read Only	discarded RX packets if CRC32 failure
NIC_G_NPKT_RX_DISP_RECEIVED	Read Only	packets received by RX_DISPATCH FSM
NIC_G_NPKT_RX_DISP_BROADCAST	Read Only	broadcast RX packets received
NIC_G_NPKT_RX_DISP_CH_FULL	Read Only	discarded RX packets if channel full
NIC_G_NPKT_TX_DISP_RECEIVED	Read Only	packets received by TX_DISPATCH FSM
NIC_G_NPKT_TX_DISP_TOO_SMALL	Read Only	discarded too small TX packets (<60B)
NIC_G_NPKT_TX_DISP_TOO_BIG	Read Only	discarded too big TX packets (>1514B)
NIC_G_NPKT_TX_DISP_TRANSMIT	Read Only	transmitted TX packets

## 2.2) Channel registers

These registers are replicated for each channel.

<b>NIC_RX_CHANNEL_RUN</b>	Write Only	channel activation
<b>NIC_RX_CHBUF_DESC_LO</b>	Read/Write	RX chbuf descriptor low word
<b>NIC_RX_CHBUF_DESC_HI</b>	Read/Write	RX chbuf descriptor high word
<b>NIC_RX_CHBUF_NBUFS</b>	Read/WRITE	RX chbuf depth (buffers)
<b>NIC_RX_CHANNEL_STATE</b>	Read Only	RX channel status
<b>NIC_TX_CHANNEL_RUN</b>	Write Only	TX channel activation
<b>NIC_TX_CHBUF_DESC_LO</b>	Read/Write	TX chbuf descriptor low word
<b>NIC_TX_CHBUF_DESC_HI</b>	Read/Write	TX chbuf descriptor high word
<b>NIC_TX_CHBUF_NBUFS</b>	Read/Write	TX chbuf depth (buffers)
<b>NIC_TX_CHANNEL_STATE</b>	Read Only	TX channel status

For extensibility issues, you should access all these registers using the globally-defined offsets in file

[source:trunk/soclib/soclib/module/connectivity\\_component/vci\\_master\\_nic/include/soclib/master\\_nic.h?](#)

This hardware component checks for segmentation violation, and can be used as a default target.

## 3) Component definition & usage

[source:trunk/soclib/soclib/module/connectivity\\_component/vci\\_master\\_nic/caba/metadata/vci\\_master\\_nic.sd?](#)

```
Uses( 'vci_master_nic' )
```

## 4) CABA Implementation

### CABA sources

- interface :  
[source:trunk/soclib/soclib/module/connectivity\\_component/vci\\_master\\_nic/caba/source/include/vci\\_master\\_nic.h?](#)
- implementation :  
[source:trunk/soclib/soclib/module/connectivity\\_component/vci\\_master\\_nic/caba/source/src/vci\\_master\\_nic.cpp?](#)

### CABA Constructor parameters

```
VciMasterNic(  
    sc_core::sc_module_name name,    // Component Name  
    const soclib::common::MappingTable &mt,    // MappingTable  
    const soclib::common::IntTab &rx_srcid,    // RX DMA initiator index  
    const soclib::common::IntTab &tx_srcid,    // TX DMA initiator index  
    const soclib::common::IntTab &tgtid,    // target index  
    const size_t channels,    // Number of channels  
    const uint32_t mac4,    // MAC address 32 LSB bits  
    const uint32_t mac2,    // MAC address 16 MSB bits  
    const int mode,    // GMII physical interface modeling  
    const uint32_t inter_frame_gap);    // delay between two packets
```

## CABA Ports

- **p\_resetn** : Global system reset
- **p\_clk** : Global system clock
- **p\_vci** : The VCI target port
- **p\_rx\_irq[k]** : As many RX IRQ ports as the number of channels
- **p\_tx\_irq[k]** : As many TX IRQ ports as the number of channels

## 4) TLM-DT implementation

The TLM-DT implementation is not available yet.