36 | | Writing in this register defines the length of transfer (in bytes), and starts the transfer. |
37 | | This register gets back to 0 when transfer is finished. |
38 | | This register can be used to test the DMA coprocessor status. |
| 36 | A write access defines the length of the transfer (in bytes), and starts the transfer. |
| 37 | A read access returns the DMA channel status. The relevant values for the status are: |
| 38 | || Cnannel Status || Value || |
| 39 | ||DMA_IDLE || 0 || |
| 40 | ||DMA_SUCCESS || 1 || |
| 41 | ||DMA_READ_ERROR || 2 || |
| 42 | ||DMA_WRITE_ERROR || 3 || |
| 43 | ||DMA_BUSY || >3 || |