Changes between Initial Version and Version 1 of Component/Vci Pi Initiator Wrapper


Ignore:
Timestamp:
May 5, 2007, 11:20:21 PM (17 years ago)
Author:
alain
Comment:

--

Legend:

Unmodified
Added
Removed
Modified
  • Component/Vci Pi Initiator Wrapper

    v1 v1  
     1[wiki:Component SocLib Components General Index]
     2
     3= !VciPiInitiatorWrapper Functional Description =
     4
     5This hardware component is a VCI/PIBUS protocol converter.
     6It behaves as an intitaiator on the PIBUS, and as a target on
     7the VCI interface. It can be used by a VCI initiator to interface
     8a PIBUS based system on chip.
     9 * The VCI address and DATA fields must have 32 bits.
     10 * The VCI fields PLEN, CONTIG, CONS CLEN are ignored
     11 * The supported PIBU response codes are PI_ACK_RDY, PI_ACK_WAT, and PI_ACK_ERR.
     12 * The VCI initiator is supposed to be "fair" : when a command packet starts, the CMDVAL signal is true until the last word of the VCI packet (marqued by the EOP signal), and the RSPACK signal is supposed to be always true.
     13 * The VCI command packet can have any leng, but the VCI commands VCI_READLOCK & VCI_NOP are not supported.
     14 * Most output ports, including PI.A, PI.LOCK, VCI.RDATA, and VCI.RERROR are Mealy signals.
     15 
     16
     17= !VciPiInitiatorWrapper CABA  Implementation =
     18
     19The caba implementation is in
     20 * source:trunk/soclib/systemc/include/caba/interconnect/vci_pi_initiator_wrapper.h
     21 * source:trunk/soclib/systemc/src/caba/interconnect/vci_pi_initiator_wrapper.cc
     22
     23== Template parameters ==
     24 
     25template<typename vci_param>
     26
     27== Constructor parameters ==
     28{{{
     29VciPiInitiatorWrapper( sc_module_name name);   //  Instance Name
     30}}}
     31
     32== Ports ==
     33
     34 * sc_in<bool> '''p_resetn''' : Global system reset
     35 * sc_in<bool> '''p_clk''' : Global system clock
     36 * sc_in<bool> '''p_gnt''' : bus grant port (from the PIBUS contrioller)
     37 * sc_out<bool> '''p_req''' : bus request port (to the PIBUS controller)
     38 * soclib::caba::!VciTarget<vci_param> '''p_vci''' : The VCI port
     39 * soclib::caba::PibusInitiator '''p_pi''' : The PIBUS port