Changes between Version 16 and Version 17 of Component/Vci Xcache


Ignore:
Timestamp:
Feb 10, 2008, 4:41:42 PM (16 years ago)
Author:
alain
Comment:

--

Legend:

Unmodified
Added
Removed
Modified

  • Component/Vci Xcache

    v16 v17  
    99(source:trunk/soclib/communication/xcache/caba/source/include/xcache_signals.h),
    1010this blocking cache controller can be used by several 32 bits RISC processors
    11 (such as Mips R3000, Sparc V8, or !PPC 405). It contains two separated
     11(such as Mips R3000, Sparc V8, or PPC 405). It contains two separated
    1212instruction and data caches, sharing the same VCI interface.
    13 (source:trunk/soclib/communication/vci/caba/source/include/vci_signals.h)
    1413
    1514 * The VCI ADDRESS and DATA fields must have 32 bits, and the VCI ERROR field must have 1 bit.