Changes between Version 5 and Version 6 of Component/Vci Xcache Wrapper


Ignore:
Timestamp:
Aug 25, 2008, 1:43:57 PM (16 years ago)
Author:
alain
Comment:

--

Legend:

Unmodified
Added
Removed
Modified

  • Component/Vci Xcache Wrapper

    v5 v6  
    77These 4 hardware components are generic cache controllers, fully compliant with the
    88VCI advanced protocol. They  can be used to interface any - single instruction issue -
    9 32 bits RISC processor (such as Mips R3000, Sparc V8, Xilinx microBlaze, Altera Nios, or PPC 405) to a VCI based multi-processor system.
     932 bits RISC processor (such as Mips32, Sparc V8, Xilinx microBlaze, Altera Nios, or PPC 405) to a VCI based multi-processor system.
    1010They act directly as a wrapper for any ISS (Instruction Set Simulator) respecting the standardized API
    1111defined [wiki:WritingRules/RISC here].