

# VciXicu

## 1) Functional Description

This VCI target is a memory mapped peripheral implementing a vectorized interrupt controller, a timer controller, and an Inter-processor interrupt controller: It is an interrupt hub, concentrating 3 types of interrupts:

- up to 32 internal programmable timer interrupts (PTI),
- up to 32 external hardware interrupt lines (HWI),
- up to 32 internal write-triggered interrupts (WTI).

All these interrupt sources can be routed to up to 32 interrupt outputs. Each output can mask individual interrupt sources. Priority between interrupt source types is left to the handling operating system. Priority of interrupts inside an interrupt source type is from the lowest index(highest priority) to the highest index (lower priority).

### 1.1) Constructor Parameters

All hardware implementations of this component may not implement all the up-to-32 PTI (Timers), up-to-32 HWI lines, up-to-32 WTI registers and up-to-32 OUTPUTlines. The following parameters allow the system designer to get just the needed hardware.

- **pti count** (in range 0..32): number of programmable timers
- **hwi count** (in range 0..32): number of external hardware interrupt lines
- **wti count** (in range 0..32): number of write-triggered interrupt sources
- **irqcount** (in range 1..32): number of output interrupt lines

### 1.2) Programmers's View

This component can be mapped anywhere in the address space, on a 4-KBytes boundary. This component is 32-bit data-word based: arbitrary byte access is not supported. The 12 lower address bits are used the following way:

**FUNC** **INDEX** 00

5 bits    5bits

- **FUNC** indicates the fonctionnality.
- **INDEX** can be either an input index, or an output index, depending on the fonctionnality.

| MODE | Register        | FUNC  | INDEX     |
|------|-----------------|-------|-----------|
| R/W  | WTI_REG         | 00000 | WTI_INDEX |
| R/W  | PTI_PER         | 00001 | PTI_INDEX |
| R/W  | PTI_VAL         | 00010 | PTI_INDEX |
| W    | PTI_ACK         | 00011 | PTI_INDEX |
| R/W  | MSK_PTI         | 00100 | OUT_INDEX |
| W    | MSK_PTI_ENABLE  | 00101 | OUT_INDEX |
| W    | MSK_PTI_DISABLE | 00110 | OUT_INDEX |
| R    | PTI_ACTIVE      | 00110 | OUT_INDEX |
|      | Reserved        | 00111 |           |

|     |                 |       |           |
|-----|-----------------|-------|-----------|
| R/W | MSK_HWI         | 01000 | OUT_INDEX |
| W   | MSK_HWI_ENABLE  | 01001 | OUT_INDEX |
| W   | MSK_HWI_DISABLE | 01010 | OUT_INDEX |
| R   | HWI_ACTIVE      | 01010 | OUT_INDEX |
|     | Reserved        | 01111 |           |
| R/W | MSK_WTI         | 01100 | OUT_INDEX |
| W   | MSK_WTI_ENABLE  | 01101 | OUT_INDEX |
| W   | MSK_WTI_DISABLE | 01110 | OUT_INDEX |
| R   | WTI_ACTIVE      | 01110 | OUT_INDEX |
| R   | PRI0            | 01111 | OUT_INDEX |
|     | Reserved        | 1---- |           |

#### **WTI\_REG[WTI\_INDEX] : Write-Triggered Interrupt Register**

This register retains the value written. It can be used as a mailbox between the software interrupt source and the target if there is only one source. In case of several sources, two different sources may write sequentially to this register, overwriting the value present in register.

- On write : Raises WTI[WTI\_INDEX]
- On read : Acknowledges WTI[WTI\_INDEX]

#### **PTI\_PER[PTI\_INDEX] : Programmable Timer Period Register**

This register contains the reset value for TIMER[PTI\_INDEX] when it wraps to 0. If this register is set to 0, the corresponding timer is disabled and no interrupt is ever raised. Setting this register to 0 when there is a pending interrupt clears it without need to read PTI\_ACK[PTI\_INDEX].

- On write : Resets the period of TIMER[PTI\_INDEX]. If the timer is currently running, the corresponding timer counter is not reset.
- On read : Gets the period of TIMER[PTI\_INDEX].

#### **PTI\_VAL[PTI\_INDEX] : Programmable Timer Value Register**

This register is decremented by 1 on each clock's raising edge. When it gets to 0, the value is reset to the corresponding period register value (PTI\_PER[PTI\_INDEX]), and the corresponding timer interrupt line is asserted until acknowledged. Decrementation goes on whether interrupt is acknowledged or not.

- On write : Resets the current value of TIMER[PTI\_INDEX]. Writing a value greater than PTI\_PER[PTI\_INDEX] in this register has no particular side-effect: value will normally decrement to 0 and then be reset to PTI\_PER[PTI\_INDEX] when wrapping.
- On read : Gets the current value of TIMER[PTI\_INDEX].

#### **PTI\_ACK[PTI\_INDEX] : Programmable Timer Acknowledge Register**

This register is used by the software to deassert an interrupt raised by wrapping of the PTI\_VAL[PTI\_INDEX] register.

- On write : Unsupported
- On read : Acknowledges the interrupt associated to TIMER[PTI\_INDEX]. Read value has no useful meaning.

#### **MSK\_PTI[OUT\_INDEX] : Programmable Timer Mask for IRQ[OUT\_INDEX]**

Each bit in this register is a mask for the corresponding timer IRQ. A 1 in bit x enables the timer x as an interrupt source for IRQ[OUT\_INDEX].

- On write : Sets the current mask
- On read : Gets the current mask

#### **MSK\_PTI\_ENABLE[OUT\_INDEX] : Programmable Timer Mask Enabler for IRQ[OUT\_INDEX]**

Each bit written here unmask the corresponding timer IRQ. Writing a 1 in bit x enables the timer x as an interrupt source for IRQ[OUT\_INDEX].

- On write : ORs MSK\_PTI[OUT\_INDEX] with the written value.
- On read : Unsupported

#### **MSK\_PTI\_DISABLE[OUT\_INDEX] : Programmable Timer Mask Disabler for IRQ[OUT\_INDEX]**

Each bit written here masks the corresponding timer IRQ. Writing a 1 in bit x disables the timer x as an interrupt source for IRQ[OUT\_INDEX].

- On write : ANDs MSK\_PTI[OUT\_INDEX] with the complement of the written value.
- On read : Unsupported

#### **PTI\_ACTIVE[OUT\_INDEX] : Current Unmasked Timer IRQs for IRQ[OUT\_INDEX]**

Each bit read here corresponds to an active and unmasked timer IRQ, according to current global timer status and MSK\_PTI[OUT\_INDEX].

- On write : Unsupported
- On read : Gets the current timer status for IRQ[OUT\_INDEX].

#### **MSK\_HWI[OUT\_INDEX] : Hardware Interrupts Mask for IRQ[OUT\_INDEX]**

Each bit in this register is a mask for the corresponding hardware interrupt. A 1 in bit x enables the hardware interrupt x as an interrupt source for IRQ[OUT\_INDEX].

- On write : Sets the current mask
- On read : Gets the current mask

#### **MSK\_HWI\_ENABLE[OUT\_INDEX] : Hardware Interrupt Mask Enabler for IRQ[OUT\_INDEX]**

Each bit written here unmask the corresponding hardware interrupt. Writing a 1 in bit x enables the hardware interrupt x as an interrupt source for IRQ[OUT\_INDEX].

- On write : ORs MSK\_PTI[OUT\_INDEX] with the written value.
- On read : Unsupported

#### **MSK\_HWI\_DISABLE[OUT\_INDEX] : Hardware Interrupt Mask Disabler for IRQ[OUT\_INDEX]**

Each bit written here masks the corresponding hardware interrupt. Writing a 1 in bit x disables the hardware interrupt x as an interrupt source for IRQ[OUT\_INDEX].

- On write : ANDs MSK\_PTI[OUT\_INDEX] with the complement of the written value.
- On read : Unsupported

### **HWI\_ACTIVE[OUT\_INDEX] : Current Unmasked Hardware Interrupts for IRQ[OUT\_INDEX]**

Each bit read here corresponds to an active and unmasked hardware interrupt, according to current global hardware interrupt status and MSK\_HWI[OUT\_INDEX].

- On write : Unsupported
- On read : Gets the current hardware interrupts status for IRQ[OUT\_INDEX].

### **MSK\_WTI[OUT\_INDEX] : Write-Triggered Interrupts Mask for IRQ[OUT\_INDEX]**

Each bit in this register is a mask for the corresponding software interrupt. A 1 in bit x enables the software interrupt x as an interrupt source for IRQ[OUT\_INDEX].

- On write : Sets the current mask
- On read : Gets the current mask

### **MSK\_WTI\_ENABLE[OUT\_INDEX] : Write-Triggered Interrupt Mask Enabler for IRQ[OUT\_INDEX]**

Each bit written here unmask the corresponding software interrupt. Writing a 1 in bit x enables the software interrupt x as an interrupt source for IRQ[OUT\_INDEX].

- On write : ORs MSK\_PTI[OUT\_INDEX] with the written value.
- On read : Unsupported

### **MSK\_WTI\_DISABLE[OUT\_INDEX] : Write-Triggered Interrupt Mask Disabler for IRQ[OUT\_INDEX]**

Each bit written here masks the corresponding software interrupt. Writing a 1 in bit x disables the software interrupt x as an interrupt source for IRQ[OUT\_INDEX].

- On write : ANDs MSK\_PTI[OUT\_INDEX] with the complement of the written value.
- On read : Unsupported

### **WTI\_ACTIVE[OUT\_INDEX] : Current Unmasked Write-Triggered Interrupts for IRQ[OUT\_INDEX]**

Each bit read here corresponds to an active and unmasked software interrupt, according to current global software interrupt status and MSK\_WTI[OUT\_INDEX].

- On write : Unsupported
- On read : Gets the current software interrupts status for IRQ[OUT\_INDEX].

### **PRIO[OUT\_INDEX] : Priority Encoder for IRQ[OUT\_INDEX]**

This register holds the index of the highest priority, active and unmasked interrupt for each source type.

- On write : Unsupported
- On read : Get the three highest-priority active interrupt indexes for IRQ[OUT\_INDEX].

000 PRIO\_WTI 000 PRIO\_HWI 000 PRIO\_PTI 00000 W H T

- Bit T is set if there is at least one unmasked timer interrupt.
- Bit H is set if there is at least one unmasked hardware interrupt.
- Bit W is set if there is at least one unmasked software interrupt.
- Field PRIO\_PTI (5 bits) contains the index of the highest priority timer interrupt.

- Field PRIO\_HWI (5 bits) contains the index of the highest priority hardware interrupt.
- Field PRIO\_WTI (5 bits) contains the index of the highest priority software interrupt.

Complete specification is in xicu-1.0.pdf.

## 2) Component definition & usage

source:trunk/soclib/module/infrastructure\_component/interrupt\_infrastructure/vci\_xicu/caba/metadata/vci\_xicu.sd

```
Uses( 'vci_xicu' )
```

## 3) CABA Implementation

### CABA sources

- interface :  
[source:trunk/soclib/soclib/module/infrastructure\\_component/interrupt\\_infrastructure/vci\\_xicu/caba/source/include/vci\\_xicu.h](#)
- implementation :  
[source:trunk/soclib/soclib/module/infrastructure\\_component/interrupt\\_infrastructure/vci\\_xicu/caba/source/src/vci\\_xicu.c](#)

### CABA Constructor parameters

```
VciXicu(
    sc_module_name name, // Component Name
    const soclib::common::InTab &index, // Target index
    const soclib::common::MappingTable &mt, // Mapping Table
    size_t pti_count, // Number of programmeble timers
    size_t hwi_count, // Number of hardware interrupt lines
    size_t wti_count, // Number of write-triggerred interrupts (IPI)
    size_t irq_count); // Number of output lines
```

### CABA Ports

- sc\_in<bool> **p\_clk** : Global system clock
- sc\_in<bool> **p\_resetn** : Global system reset
- soclib::caba::VciTarget<vci\_param> **p\_vci** : VCI port
- sc\_out<bool> **\*p\_irq** : Output interrupt ports (irq\_count)
- sc\_in<bool> **\*p\_hwi** : Input interrupts ports (hwi\_count)

## 4) TLM-DT Implementation

### TLM-DT sources

- interface :  
[source:trunk/soclib/soclib/module/infrastructure\\_component/interrupt\\_infrastructure/vci\\_xicu/tlmdt/source/include/vci\\_xicu\\_tlmdt.h](#)
- implementation :  
[source:trunk/soclib/soclib/module/infrastructure\\_component/interrupt\\_infrastructure/vci\\_xicu/tlmdt/source/src/vci\\_xicu\\_tlmdt.c](#)

### TLM-DT Constructor parameters

```
VciXicu(
    sc_module_name name, // Component Name
    const soclib::common::InTab &index, // Target index
```

```
const soclib::common::MappingTable &mt, // Mapping Table
size_t pti_count, // Number of programmeble timers
size_t hwi_count, // Number of hardware interrupt lines
size_t wti_count, // Number of write-triggerred interrupts (IPI)
size_t irq_count); // Number of output lines
```

## TLM-DT Ports

- **p\_vci** : VCI target port
- **p\_irq[irq\_count]** : Output interrupt ports
- **p\_hwi[hwi\_count]** : Input interrupts ports