Processor Functional Description

This hardware component is a lm32 ?(lattice mico32) processor core.

The lm32 is an open source soft core processor distributed by lattice semiconductors. It is intended to be used with lattice's FPGA but can be easily used with other targets as the RTL (verilog) code is available and the distribution license does not make special restrictions about this. For more information about RTL code licensing check lattice web site.

This ISS uses the ISS2 API and can be wrapped in a CABA or TLM-T Wrapper.

• <u>gdb server</u> support is under development.

It implements all instructions defined in the Lattice Mico32 Processor Reference Manual.

Component definition & implementation

- source:trunk/soclib/soclib/iss/lm32/metadata/lm32.sd?
- source:trunk/soclib/soclib/iss/lm32/include/lm32.h?
- source:trunk/soclib/soclib/iss/lm32/src/lm32.cpp?
- source:trunk/soclib/soclib/iss/lm32/src/lm32 isa.cpp?
- <u>source:trunk/soclib/soclib/iss/lm32/src/lm32_load_store.cpp?</u>
- source:trunk/soclib/soclib/iss/lm32/src/lm32_debug.cpp?

Interrupts

LM32 architecture supports up to 32 external interrupt lines. This ISS implements all these interrupt lines by default.

Ports

None, it is to the wrapper to provide them.

Notes

MMU suppurt

The lm32 provided by lattice does not have any mmu support.

Interrupt sensitivity

The ISS is sensitive to high level interrupts whereas the RTL version is sensitive to low level interrupts. This has been done to facilitate the integration with the rest of Soc Lib modules.

Configuration of the ISS

The lm32 as provided by lattice is configurable, thus we could specify which functions are available (multiplier, divider..., # of irq...). For simplicity reasons, this ISS assumes that all the options are available (If somebody wants to make a configurable version using c++ templates for example, contributions are welcomed).

To have correct timing estimations we can modify gcc's specific options according to the desired physical implementation and modify the configuration register (r_CFG) of the ISS.

nb. The revision number of the ISS is set by default to 63.

Compiling programs for Im32 with SoCLib

A complete gcc toolchain (with a uClinux port) is available at <u>?Theobroma Systems website</u> or at lattice web site. The lm32 binutils and gdb are available in the respective mainstream distributions whereas the gcc port has not been yet merged.

Before compiling a program for the lm32 with the SoCLib framework you will need to define some system variables (usually on the ~/.soclib/soft_compilers.conf) needed to find the lm32 compiler. Below you have an example:

```
sparc_CC_PREFIX = lm32-elf-
sparc_CFLAGS = -02 -g -mmultiply-enabled -mdivide-enabled -msign-extend-enabled -mbarrel-shift-e
sparc_LDFLAGS = -nostdlib
```