- 1. On-Chip-Bus/NoC implementations
 - 1. On-Chip-Bus/NoC Protocol adapters
 - 2. OCB/NoC configuration utilities
- 2. Processor + cache
- 3. Memories
- 4. IO Controllers
- 5. Internal controllers
- 6. <u>Dedicated coprocessors</u>, not necessarily connected to On-Chip-Bus
- 7. Debugging tools
 - 1. Simulation controller utilities
 - 2. VCI debugging
- 8. <u>Simulation MoC wrappers</u>
- 9. Component factored-out code library

The SoCLib project is a library that contains all needed parts to create a fully working VirtualPrototype.

Most simulation models connect around an on-chip bus. It can be either a NoC or a simpler BUS or a crossbar. SoCLib components are mainly using the VCI on-chip-bus protocol. This makes the components easily interoperable. Moreover, <u>VCI</u> is simple enough to ease integration of new components, without forbidding translation of VCI to other protocols. See On-Chip-Bus/NoC Protocol adapters.

Available models can be split up in categories:

On-Chip-Bus/NoC implementations

Two main types of interconnects are available:

- Virtual interconnects, implementing a typical behavior but without any existing hardware equivalent. This
 abstraction from an actual implementation makes simulation faster, without making performance
 evaluation worse.
 - ♦ <u>VciVgmn</u> acts as a typical worm-hole NoC. (M->N communication, switched network)
 - ♦ <u>VciVgsb</u> acts as a classical BUS. (1 at-a-time communication, synchronous response)
- Actual interconnects, which can be implemented in RTL
 - **♦** BUSes
 - ♦ VciPibus : A VCI compliant PIBUS implementation.
 - ♦ <u>VciAvalonBus</u> : A VCI compliant AVALON bus interconnect.
 - ♦ Crossbars:
 - \Diamond <u>VciLocalCrossbar</u> : A VCI compliant crossbar.
 - ♦ 2D-meshes:
 - ♦ <u>VciDspin</u> : A VCI compliant DSPIN micro-network.
 - ♦ VirtualDspinNetwork : A VCI compliant DSPIN micro-network with virtual channels.
 - ♦ <u>VciAnoc</u> : A VCI compliant ANOC micro-network.
 - ♦ Ring-based:
 - ♦ <u>VciSimpleRingNetwork</u> : A VCI compliant ring interconnect.
 - ♦ <u>VciLocalRingNetwork</u>: A VCI compliant ring interconnect. (targeting local interconnection, in a clusterized architecture)

On-Chip-Bus/NoC Protocol adapters

• VciPCI: A bridge to the PCI bus

OCB/NoC configuration utilities

• <u>MappingTable</u>: A tool to declare and list all memory segments used in a platform and to define the memory mapping.

Processor + cache

In SoCLib, processor+cache bundles are designed as two distinct entities. This has several advantages:

- Many CPU cores out there are just the same instruction set with variations on the implementation (pipeline stages, cache, coherency, coprocessors, ?)
- Modeling a cache alone is easier
- Modeling an ISS alone is easier
- Instrumentation tools can be factored-out (gdb, profiling, ?)

SoCLib provides different caches, with different features. All caches can be used with all ISSes, some features may just be unavailable in certain configurations (e.g. not all CPU support MMU-aware caches).

Cache models:

- <u>VciXcacheWrapper</u>: A generic, VCI compliant, cache controller for Iss2Api processors
- <u>VciVcacheWrapper</u>: A generic, VCI compliant, cache controller for Iss2Api processors supporting virtual memory mapping

ISS models using the Iss2API

- Mips32
- Ppc405
- Arm, with ARM-v6 instruction set (ARM11, Cortex-M0, Cortex-M1)
- Sparc v8
- Lattice Mico 32
- NiosII
- <u>IssIss2</u>: This wrapper may be necessary to use the following <u>IssApi</u>-compliant ISSes (IssApi is deprecated. New ISSes should implement the Iss2Api)
 - ♦ MicroBlaze
 - ♦ <u>ST231</u>
 - ◆ TMS320C62

ISS instrumenting tools:

- <u>Tools/Gdb Server</u> : A GDB-server wrapper, for any ISS.
- <u>Tools/Memory Checker</u>: A wrapper providing valgrind-like features, for any ISS.

Memories

- VciRom? : A multi-segment embedded ROM controller
- VciHeterogeneousRom? : A multi-segment embedded ROM controller, with differentiated answers depending on initiator
- VciRam: A multi-segment embedded RAM controller
- <u>VciSimpleRam</u>: A multi-segment embedded RAM controller with parameterized latency

Memories 2

• <u>VciLocks</u>: A memory mapped locks controller (memory with implicit test-and-set)

Memory loading is done through <u>Loader</u>: A binary-file loader (ELF, COFF, plain)

IO Controllers

Character devices:

- <u>VciMultiTty</u>: A memory mapped multi-TTY controller
- <u>VciLogConsole</u>: A memory-mapped text log sink, for debugging purposes
- VciI2cInterface : An I2C bus controller.

Block devices (with DMA):

<u>VciFdAccess</u>: A file system access controller
 VciBlockDevice: A block device controller

Other:

• <u>VciFrameBuffer</u>: A frame buffer for YUV or RVB image display.

Internal controllers

- <u>VciTimer</u>: A memory mapped timer controller
- <u>VciIcu</u>: A memory mapped interrupt controller
- Mailbox : A mailbox component allows several processors to communicate via an interrupt mechanism
- <u>VciXicu</u>: A memory mapped Hardware interrupt + Timer + IPI controller (all the 3 above controllers in 1)
- VciDma : A DMA engine
- <u>VciMwmrController</u> : A Mwmr channels controller
- <u>VciMwmrControllerLf</u>: Another Mwmr channels controller, with a lock-free software protocol

Dedicated coprocessors, not necessarily connected to On-Chip-Bus

- Tc4200 : A WiMAX LDPC decoder
- <u>Tc4200 enc</u>: a WiMAX LDPC encoder
- trx ofdm: A FFT and IFFT coprocessor
- FIR128: A 128-taps Finite Impulse Response filter
- <u>Upsampling</u>: An interpolation component
- Downsampling : A decimation component
- Synchronization : A synchronization component
- Mapping : A mapping component
- <u>Demapping</u>: A demapping component
- FHT: A Fast Hartley Transform component
- <u>Tc1700</u>: A triple mode turbo decoder (3GPP-LTE, HSPA, WiMAX)

Debugging tools

Simulation controller utilities

• <u>VciSimHelper</u>: A memory-mapped simulation control tool, can call sc_stop or exit upon specific memory access

VCI debugging

• <u>VciLogger</u>: A VCI spy, useful for debugging network messages

Simulation MoC wrappers

Some components are just syntactical wrappers in order to mix CABA and TLM-DT simulation models:

- <u>VciInitiatorTransactor</u> : A VCI CABA Initiator compliant VCI TLM-DT Initiator.
- <u>VciTargetTransactor</u>: A VCI CABA Target compliant VCI TLM-DT Target.

Component factored-out code library

These are common parts of modules that have been factored-out to ease current and future components writing. Their usage is not mandatory for newly-written components, but is useful.

- <u>VciTargetFsm</u>: A generic CABA submodule for handling the VCI fsm part of a target components, so that you can focus on the functionality
- <u>TtyWrapper</u>: A simulator-side TTY abstraction tool, used by the <u>VciMultiTty</u> component
- <u>ProcessWrapper</u>: A simulator-side fork/exec abstraction tool, with process' stdin/stdout communication
- FbController: A simulator-side framebuffer abstraction tool