

Welcome to SoCLib's development Trac

1. [SoCLib Library](#)
 1. [Code](#)
 2. [Installation, usage](#)
 3. [Development](#)
2. [SoCLib OS & Middleware](#)
3. [SoCLib Tools](#)
4. [SoCLib Resources](#)
 1. [Mailing list](#)
 2. [Writing and design guides](#)
 3. [Miscellaneous](#)
5. [Tutorials](#)
6. [Posters and publications](#)

SoCLib Library

Code

- [SoCLib Components General Index](#) : contains documentation about the hardware components (IP cores) available in the SoCLib library.

Installation, usage

- [Installation Notes](#) : how to install the SoCLib platform on your computer

Development

- [Adding new components to the library](#) : the rules to follow to add a new IP core to the library.
- [SoCLib Cc](#) is the current build system for SoCLib platforms

SoCLib OS & Middleware

- [MutekA](#) : OS kernel for MPSoCs with support for POSIX threads
- [MutekH](#) : exo-kernel based OS kernel for MPSoCs with support for POSIX threads
- [MutekS](#) : Optimised, static OS for DSX
- [MWMMR](#) : Hardware / Software communication middleware

SoCLib Tools

- [DSX](#) : Design Space Exploration tool
- [SystemCASS](#) : Fast SystemC simulation kernel
- [SoCView](#) : Interactive simulation environment for debug and instrumentation
- [GdbServer](#) : A GDB server for multi-processor architectures
- [MemoryChecker](#) : A memory access error checker similar to valgrind.
- [VCI Validation](#) : A library for the validation of the VCI protocol (CABA and TLM-T versions)

SoCLib Resources

Mailing list

The dev@? Mailing list is public and targets general discussion about SoCLib component development.

To join the list, either

- send an email to dev-subscribe@?;
- see <http://www.soclib.fr/wws/info/dev>.

Writing and design guides

- [General SoCLib Rules](#) : general rules regarding the SoCLib components.
- [CABA Writing Rules](#) : rules to write SystemC CABA simulation models.
- [TLM-T Writing Rules](#) : rules to write SystemC TLM-T simulation models.
- [Processor Modeling](#) : a general method to write generic processor models.
- [Endianness considerations?](#) : Endianness rules in SoCLib

Miscellaneous

- [Critères Pour Plate-Forme TLM-T](#) : criteria defined for writing TLM-T simulation models.
- [SoclibCc/DesignGuide](#) is an attempt to justify the choices made in soclib-cc
- [Models of documents?](#) to be used by the project partners
- [Frequently asked questions](#): When things goes wrong

Tutorials

- [?DSX tutorial](#)
- [and OS tutorial](#)

Posters and publications

- [PosterICT-Soclib-V5-HD.pdf](#)