Timeline



Sep 12, 2009:

1:15 PM Component/Vci Simple Ram edited by alain
(diff)
1:12 PM Component/Vci Simple Ram created by alain
12:55 PM Component edited by alain
(diff)
12:17 PM Wiki Start edited by alain
(diff)
12:15 PM Wiki Start edited by alain
(diff)

Aug 31, 2009:

3:08 PM Component/lm32 edited by tarik.graba@…
(diff)

Aug 28, 2009:

3:48 PM Ticket #27 (Multi-processor platform with several loaders) closed by Nicolas Pouillon
fixed: About the ids, I dont know, I cant tell without actual netlist... …

Aug 20, 2009:

3:37 PM Ticket #27 (Multi-processor platform with several loaders) created by alexandre.chagoya-garzon@…
Hi, I am trying to write a multi-processor platform with private …

Aug 18, 2009:

1:41 PM Ticket #26 (Segmentation fault when initiating a DMA transfer) closed by alexandre.chagoya-garzon@…
fixed: Oh yes sorry, I was looking at the wrong line (Vgmn) It is true that I …
11:54 AM Ticket #26 (Segmentation fault when initiating a DMA transfer) created by alexandre.chagoya-garzon@…
Hello, I have a problem when initiating a DMA transfer. I attached the …

Aug 14, 2009:

1:16 PM VirtualDspinRouter.pdf attached to Component/Virtual Dspin Router by noe.girand@…
Schema of Virtual Dspin Router
1:15 PM VirtualDspinArray.pdf attached to Component/Virtual Dspin Array by noe.girand@…
Schema of Virtual Dspin Array
1:15 PM VirtualDspinNetwork.pdf attached to Component/Virtual Dspin Network by noe.girand@…
Schema of Virtual Dspin Network
Note: See TracTimeline for information about the timeline view.