| 1 | /* |
|---|
| 2 | * |
|---|
| 3 | * SOCLIB_LGPL_HEADER_BEGIN |
|---|
| 4 | * |
|---|
| 5 | * This file is part of SoCLib, GNU LGPLv2.1. |
|---|
| 6 | * |
|---|
| 7 | * SoCLib is free software; you can redistribute it and/or modify it |
|---|
| 8 | * under the terms of the GNU Lesser General Public License as published |
|---|
| 9 | * by the Free Software Foundation; version 2.1 of the License. |
|---|
| 10 | * |
|---|
| 11 | * SoCLib is distributed in the hope that it will be useful, but |
|---|
| 12 | * WITHOUT ANY WARRANTY; without even the implied warranty of |
|---|
| 13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU |
|---|
| 14 | * Lesser General Public License for more details. |
|---|
| 15 | * |
|---|
| 16 | * You should have received a copy of the GNU Lesser General Public |
|---|
| 17 | * License along with SoCLib; if not, write to the Free Software |
|---|
| 18 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA |
|---|
| 19 | * 02110-1301 USA |
|---|
| 20 | * |
|---|
| 21 | * SOCLIB_LGPL_HEADER_END |
|---|
| 22 | * |
|---|
| 23 | * Copyright (c) UPMC, Lip6, SoC |
|---|
| 24 | * Nicolas Pouillon <nipo@ssji.net>, 2006-2007 |
|---|
| 25 | * |
|---|
| 26 | * Maintainers: nipo |
|---|
| 27 | */ |
|---|
| 28 | |
|---|
| 29 | ///////////////////////////////////////////////////////////////// |
|---|
| 30 | // ADDRESS SPACE SEGMENTATION |
|---|
| 31 | // |
|---|
| 32 | // This file must be included in the system.cpp file, |
|---|
| 33 | // for harware configuration : It is used to build |
|---|
| 34 | // the SOCLIB_SEGMENT_TABLE. |
|---|
| 35 | // |
|---|
| 36 | // This file is also used by the ldscript generator, |
|---|
| 37 | // for embedded software generation. |
|---|
| 38 | // |
|---|
| 39 | // It gives the system integrator the garanty |
|---|
| 40 | // that hardware and software have the same |
|---|
| 41 | // description of the address space segmentation. |
|---|
| 42 | // |
|---|
| 43 | // The segment names cannot be changed. |
|---|
| 44 | ///////////////////////////////////////////////////////////////// |
|---|
| 45 | |
|---|
| 46 | ///////////////////////////////////////////////////////////////// |
|---|
| 47 | // text, reset, and exception segments |
|---|
| 48 | ///////////////////////////////////////////////////////////////// |
|---|
| 49 | |
|---|
| 50 | #define MEMORY_BASE 0x10000000 |
|---|
| 51 | #define MEMORY_SIZE 0x01000000 |
|---|
| 52 | #define MEMORY_BASE1 0x20000000 |
|---|
| 53 | #define MEMORY_SIZE1 0x01000000 |
|---|
| 54 | |
|---|
| 55 | |
|---|
| 56 | |
|---|
| 57 | /* base address required by MIPS processor */ |
|---|
| 58 | #define RESET_BASE 0xBFC00000 |
|---|
| 59 | #define RESET_SIZE 0x00010000 |
|---|
| 60 | |
|---|
| 61 | /* base address required by MIPS processor */ |
|---|
| 62 | #define EXCEP_BASE 0x80000000 |
|---|
| 63 | #define EXCEP_SIZE 0x00010000 |
|---|
| 64 | |
|---|
| 65 | |
|---|
| 66 | |
|---|
| 67 | |
|---|
| 68 | |
|---|
| 69 | /* channel memory */ |
|---|
| 70 | #define CHANNEL_MEMORY_BASE 0xB0200000 |
|---|
| 71 | #define CHANNEL_MEMORY_SIZE 0x00010000 |
|---|
| 72 | |
|---|
| 73 | |
|---|
| 74 | ////////////////////////////////////////////////////////// |
|---|
| 75 | // System devices |
|---|
| 76 | /////////////////////////////////////////////////////////// |
|---|
| 77 | |
|---|
| 78 | #define TTY_BASE 0xC0000000 |
|---|
| 79 | #define TTY_SIZE 0x00000040 |
|---|
| 80 | |
|---|
| 81 | #define TIMER_BASE 0xC1000000 |
|---|
| 82 | #define TIMER_SIZE 0x00000100 |
|---|
| 83 | |
|---|
| 84 | #define LOCKS_BASE 0xC2000000 |
|---|
| 85 | #define LOCKS_SIZE 0x00000400 |
|---|
| 86 | |
|---|
| 87 | |
|---|
| 88 | #define DMA_BASE 0xD0200000 |
|---|
| 89 | #define DMA_SIZE 0x00001000 |
|---|
| 90 | |
|---|
| 91 | #define FB_BASE 0xF0200000 |
|---|
| 92 | #define FB_SIZE 0x00100000 |
|---|
| 93 | |
|---|
| 94 | #define FD_BASE 0xE0200000 |
|---|
| 95 | #define FD_SIZE 0x00000100 |
|---|
| 96 | |
|---|
| 97 | |
|---|
